

MOS INTEGRATED CIRCUIT

μ PD78052,78053,78054,78055,78056,78058

8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD78052,78053,78054,78055,78056 and 78058 are the μ PD78054 subseries products of the 78K/0 series. 8-bit resolution A/D converter, 8-bit resolution D/A converter, timer, serial interface, real-time output port and interrupt functions.

The μ PD78P054 and 78P058, one-time PROM or EPROM products which can be operated in the same supply voltage as for the mask ROM product, and various development tools are also available.

Details of the function description, etc, are described in the following User's Manual. Be sure to read it when designing.

μPD78054, 78054Y Subseries User's Manual: U11747E 78K/0 Series User's Manual Instruction: U12326E

FEATURES

· Large on-chip ROM & RAM

Items	Program		Data Memory		
		Internal High-	Internal	Internal	Package
Product Name	Memory (ROM)	Speed RAM	Buffer RAM	Expanded RAM	
μPD78052	16 Kbytes	512 bytes	32 bytes	No	• 80-pin plastic QFP (14 × 14 mm)
μPD78053	24 Kbytes	1024 bytes			80-pin plastic TQFP (fine pitch)
μPD78054	32 Kbytes				(12 × 12 mm)
μPD78055	40 Kbytes				
μPD78056	48 Kbytes				
μPD78058	60 Kbytes			1024 bytes	

- · External memory expansion space: 64K bytes
- I/O ports: 69 (N-ch open-drain: 4)
- 8-bit resolution A/D converter: 8 channels
 8-bit resolution D/A converter: 2 channels
- Serial interface: 3 channels
- Timer: 5 channels
- Supply voltage: VDD = 2.0 to 6.0 V

APPLICATIONS

Cellular phone, pager, printer, AV equipment, airconditioners, cameras, PPC, fuzzy home appliances, vending machine, etc.

The information in this document is subject to change without notice.

Document No. U12327EJ4V0DS00 (4th edition) Date Published September 1997 N Printed in Japan

The mark ★ shows major revised points.




* ORDERING INFORMATION

Part Number	Package
μPD78052GC-×××-8BT	80-pin plastic QFP (14 × 14 mm)
μ PD78052GK-×××-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm)
μ PD78053GC- \times \times -8BT	80-pin plastic QFP $(14 \times 14 \text{ mm})$
μ PD78053GK-×××-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm)
μ PD78054GC-×××-8BT	80-pin plastic QFP $(14 \times 14 \text{ mm})$
μ PD78054GK-×××-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm)
μ PD78055GC-×××-8BT	80-pin plastic QFP $(14 \times 14 \text{ mm})$
μ PD78055GK-×××-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm)
μ PD78056GC-×××-8BT	80-pin plastic QFP $(14 \times 14 \text{ mm})$
μ PD78056GK-×××-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm)
μ PD78058GC-×××-8BT	80-pin plastic QFP $(14 \times 14 \text{ mm})$
μ PD78058GK-×××-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm)

★ 78K/0 SERIES PRODUCT DEVELOPMENT

The following shows the 78K/0 Series products development. Subseries name are shown inside frames.



Note Under planning.



The following lists the main functional differences between subseries products.

	Function	ROM		Tin	ner		8-bit	10-bit	8-bit	Serial	1/0	V _{DD} MIN.	External
Subseries I	Vame	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A	Interface	1/0	Value	Expansion
Control	μPD78075B	32 K to 40 K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART : 1 ch)	88	1.8 V	0
	μPD78078	48 K to 60 K											
	μPD78070A	-									61	2.7 V	
	μPD780058	24 K to 60 K	2 ch							3 ch (time division UART: 1 ch)	68	1.8 V	
	μPD78058F	48 K to 60 K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16 K to 60 K										2.0 V	
	μPD780034	8 K to 32 K					_	8 ch	-	3 ch (UART: 1 ch, time	51	1.8 V	
	μPD780024						8 ch	_		division 3-wire: 1 ch)			
	μPD78014H									2 ch	53		
	μPD78018F	8 K to 60 K											
	μPD78014	8 K to 32 K										2.7 V	
	μPD780001	8 K		_	_					1 ch	39		_
	μPD78002	8 K to 16 K			1 ch		_				53		0
	μPD78083				-		8 ch			1 ch (UART: 1 ch)	33	1.8 V	-
Inverter	μPD780988	32 K to 60 K	3 ch	Note 1	-	1 ch	-	8 ch	-	3 ch (UART: 2 ch)	47	4.0 V	0
control	μPD780964	8 K to 32 K		Note 2						2 ch (UART: 2 ch)		2.7 V	
	μPD780924						8 ch	_					
FIP	μPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	-	-	2 ch	74	2.7 V	-
drive	μPD780228	48 K to 60 K	3 ch	_	-					1 ch	72	4.5 V	
	μPD78044H	32 K to 48 K	2 ch	1 ch	1 ch						68	2.7 V	
	μPD78044F	16 K to 40 K								2 ch			
LCD drive	μPD780308	48 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	1	1	3 ch (time division UART: 1ch)	57	2.0 V	1
	μPD78064B	32 K								2 ch (UART : 1 ch)			
	μPD78064	16 K to 32 K											
IEBus	μPD78098B	40 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	_	2 ch	3 ch (UART : 1 ch)	69	2.7 V	0
supported	μPD78098	32 K to 60 K											
Meter control	μPD780973	24 K to 32 K	3 ch	1 ch	1 ch	1 ch	5 ch	-	-	2 ch (UART : 1 ch)	56	4.5 V	_
LV	μPD78P0914	32 K	6 ch	_	_	1 ch	8 ch	_	_	2 ch	54	4.5 V	0
												i .	

Notes 1. 16-bit timer: 2 channels

10-bit timer: 1 channel2. 10-bit timer: 1 channel



OVERVIEW OF FUNCTION

-									
Item	Product Name	μPD78052	μPD78053	μPD78054	μPD78055	μPD78056	μPD78058		
Internal	ROM	16 Kbytes	24 Kbytes	32 Kbytes	40 Kbytes	48 Kbytes	60 Kbytes		
Memory	High-speed RAM	512 bytes 1024 bytes							
	Buffer RAM			32 b	ytes				
	Expanded RAM			None			1024 bytes		
Memory spac	e	64 Kbytes							
General regis	ters	8 bits × 32 re	gisters (8 bits	× 8 registers ×	4 banks)				
Minimum insti	ruction execution time	On-chip mini	mum instructio	n execution tim	e cycle modific	cation function			
When mair	n system clock selected	0.4 μs/0.8 μs	/1.6 μs/3.2 μs/	6.4 μs/12.8 μs	(at 5.0-MHz or	peration)			
When subs	system clock selected	122 μs (at 32	2.768-kHz oper	ation)					
Instruction se	t	· •	on/division (8 b ation (set, rese	its \times 8 bits,16 bit, test, boolear	•				
I/O ports		Total CMOS inpu CMOS I/O	Total : 69 • CMOS input : 2						
A/D converter		• 8-bit resolution × 8 channels							
D/A converter	-	• 8-bit resolution × 2 channels							
Serial interfac	ce	3-wire serial I/O/SBI/2-wire serial I/O mode selectable: 1 channel 3-wire serial I/O mode (on-chip max. 32-byte automatic data transmit/receive function): 1 channel 3-wire serial I/O/UART mode selectable: 1 channel							
Timer		16-bit timer/event counter : 1 channel 8-bit timer/event counter : 2 channels Watch timer : 1 channel Watchdog timer : 1 channel							
Timer output		3 (14-bit PW	M output × 1)						
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (at main system clock 5.0-MHz operation) 32.768 kHz (at subsystem clock 32.768-kHz operation)							
Buzzer output	t	1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (at main system clock 5.0-MHz operation)							
Vectored	Maskable	Internal interrupt : 13, external interrupt : 7							
interrupt	Non-maskable	Internal interrupt : 1							
sources	Software	1							
Test input		Internal: 1, external: 1							
Supply voltage		VDD = 2.0 to 6.0 V							
Operating am	bient temperature	T _A = -40 to +	-85°C						
Package			• 80-pin plastic QFP (14 \times 14 mm) • 80-pin plastic TQFP (fine pitch) (12 \times 12 mm)						


CONTENTS

1.	PIN CONFIGURATION (Top View)	•
2.	BLOCK DIAGRAM	9
3.	PIN FUNCTIONS	10
	3.1 Port Pins	10
	3.2 Other Pins	12
	3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	14
4.	MEMORY SPACE	18
5.		
	5.1 Ports	20
	5.2 Clock Generator	21
	5.3 Timer/Event Counter	
	5.4 Clock Output Control Circuit	
	5.5 Buzzer Output Control Circuit	
	5.6 A/D Converter	
	5.7 D/A Converter	
	5.8 Serial Interfaces	
	5.9 Real-Time Output Port Functions	28
6.	INTERRUPT FUNCTIONS AND TEST FUNCTIONS	29
	6.1 Interrupt Functions	29
	6.2 Test Functions	33
7.	EXTERNAL DEVICE EXPANSION FUNCTIONS	34
8.	STANDBY FUNCTION	34
9.	RESET FUNCTION	34
10.	INSTRUCTION SET	35
11.	ELECTRICAL SPECIFICATIONS	38
12.	CHARACTERISTIC CURVES (REFERENCE VALUE)	65
13.	PACKAGE DRAWINGS	67
14.	RECOMMENDED SOLDERING CONDITIONS	69
ΑP	PENDIX A. DEVELOPMENT TOOLS	71
ΔΡΙ	PENDIX B. RELATED DOCUMENTS	73



1. PIN CONFIGURATION (Top View)

- 80-pin plastic TQFP (fine pitch) (12 \times 12 mm) μ PD78052GK- $\times\times$ -BE9, 78053GK- $\times\times$ -BE9, 78054GK- $\times\times$ -BE9, 78055GK- $\times\times$ -BE9, μ PD78056GK- $\times\times$ -BE9, 78058GK- $\times\times$ -BE9



Cautions 1. IC (Internally Connected) pin should be connected directly to Vss.

- 2. AVDD pin should be connected to VDD pin.
- 3. AVss pin should be connected to Vss pin.



A8 to A15 : Address Bus

: Address/Data Bus AD0 to AD7

: Analog Input ANI0 to ANI7 ANO0, ANO1 : Analog Output

ASCK : Asynchronous Serial Clock

ASTB : Address Strobe : Analog Power Supply AV_{DD} AVREFO, AVREF1 : Analog Reference Voltage

AVss : Analog Ground

BUSY : Busy

BUZ : Buzzer Clock

IC : Internally Connected INTP0 to INTP6 : Interrupt from Peripherals

P00 to P07 : Port0 P10 to P17 : Port1 P20 to P27 : Port2 P30 to P37 : Port3 P40 to P47 : Port4 P50 to P57 : Port5

P60 to P67 : Port6 P70 to P72 : Port7 P120 to P127 : Port12

P130, P131 : Port13

PCL : Programmable Clock

: Read Strobe RD

RESET : Reset

RTP0 to RTP7 : Real-Time Output Port

 \overline{RxD} : Receive Data SB0, SB1 : Serial Bus SCK0 to SCK2 : Serial Clock SI0 to SI2 : Serial Input SO0 to SO2 : Serial Output


STB : Strobe TI00, TI01 : Timer Input : Timer Input TI1, TI2 TO0 to TO2 : Timer Output TxD: Transmit Data V_{DD} : Power Supply Vss : Ground WAIT : Wait

WR : Write Strobe

X1, X2 : Crystal (Main System Clock) XT1, XT2 : Crystal (Subsystem Clock)



2. BLOCK DIAGRAM



Remark The internal ROM and RAM capacities differ depending on the product.



3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Dual- Function Pin	
P00	Input	Port 0	Input only	Input	INTP0/TI00	
P01	Input/	8-bit I/O port	Input/output can be specified bit-wise.	Input	INTP1/TI01	
P02	output		When used as an input port, pull-up resistor can be		INTP2	
P03	1		used by software.		INTP3	
P04]				INTP4	
P05]				INTP5	
P06]				INTP6	
P07 ^{Note 1}	Input		Input only	Input	XT1	
P10 to P17	Input/ output	Input/output can	8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by			
P20	Input/	Port 2		Input	SI1	
P21	output	8-bit input/output	·		SO1	
P22	1	1 ' '	be specified bit-wise.		SCK1	
P23	1	wrien used as a	n input port, pull-up resistor can be used by software.		STB	
P24	1				BUSY	
P25	1				SI0/SB0	
P26	1				SO0/SB1	
P27					SCK0	
P30	Input/	Port 3		Input	TO0	
P31	output	8-bit input/output	•		TO1	
P32			be specified bit-wise. n input port, pull-up resistor can be used by software.		TO2	
P33		When used as a	minput port, pull-up resistor can be used by software.		TI1	
P34					TI2	
P35					PCL	
P36					BUZ	
P37					_	
P40 to P47	Input/ output	Port 4 8-bit input/output port. Input/output can be specified in 8-bit unit. When used as an input port, pull-up resistor can be used by software. Test input flag (KRIF) is set to 1 by falling edge detection.			AD0 to AD7	

- **Notes 1.** When using the P07/XT1 pins as an input port, set 1 in the bit 6 (FRC) of the processor clock control register (PCC). On-chip feedback resistor of the subsystem clock oscillator should not be used.
 - 2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input pins, set port 1 to the input mode. Use of the pull-up resistor is cancelled automatically.



3.1 Port Pins (2/2)

Pin Name	I/O	Function			Dual-
FIII Name	1/0		Reset	Function Pin	
P50 to P57	Input/ output	Port 5 8-bit input/output port. LED can be driven directly. Input/output can be specified bit-ty. When used as an input port, pull-	Input	A8 to A15	
P60	Input/	Port 6	N-ch open-drain input/output port.	Input	_
P61	output	8-bit input/outport port.	On-chip pull-up resistor can be		
P62		Input/output can be specified	specified by mask option.		
P63		bit-wise.	LED can be driven directly.		
P64			When used as an input port,	Input	RD
P65			pull-up resistor can be used by		WR
P66			software.		WAIT
P67					ASTB
P70	Input/	Port 7		Input	SI2/RxD
P71	output	3-bit input/output port. Input/output can be specified bit-wise.			SO2/TxD
P72		1 ' ' '	up resistor can be used by software.		SCK2/ASCK
P120 to P127	Input/ output	Port 12 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.			RTP0 to RTP7
P130, P131	Input/ output	Port 13 2-bit input/output port. Input/output can be specified bit-v When used as an input port, pull-	wise. up resistor can be used by software.	Input	ANO0, ANO1



3.2 Other Pins (1/2)

Pin Name	I/O	Function	After Reset	Dual- Function Pin
INTP0	Input	External interrupt request input for which the effective edge (rising	Input	P00/TI00
INTP1	Input	edge, falling edge, or both rising edge and falling edge) can be	IIIput	P01/TI01
INTP2		specified.		P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SIO	Input	Serial interface serial data input.	Input	P25/SB0
SI1	Imput	Serial interface serial data input.	iriput	P20/SB0
SI2				P70/RxD
	Out word	Carial interface social data autout	1	
S00	Output	Serial interface serial data output.	Input	P26/SB1
SO1				P21
SO2 SB0	Input/	Serial interface serial data input/output.	lmmut	P71/TxD P25/SI0
	output	Seriai interface seriai data input/output.	Input	
SB1		Control to design of the control of	1	P26/SO0
SCK0	Input/ output	Serial interface serial clock input/ output	Input	P27
SCK1	Carpar			P22
SCK2	0 1 1			P72/ASCK
STB	Output	Serial interface automatic transmit/receive strobe output.	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input.	Input	P24
RxD	Input	Asynchronous serial interface serial data input.	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output.	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input.	Input	P72/SCK2
TI00	Input	External count clock input to the 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to the capture register (CR00)		P01/INTP1
TI1		External count clock input to the 8-bit timer (TM1)		P33
TI2		External count clock input to the 8-bit timer (TM2)		P34
TO0	Output	16-bit timer (TM0) output (dual-function as 14-bit PWM output)	Input	P30
TO1	•	8-bit timer (TM1) output		P31
TO2		8-bit timer (TM2) output		P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.	Input	P36
RTP0 to RTP7	Output	Real-time output port by which data is output in synchronization with a trigger.	Input	P120 to P127
AD0 to AD7	Input/ output	Low-order address/data bus at external memory expansion.	Input	P40 to P47
A8 to A15	Output	High-order address bus at external memory expansion.	Input	P50 to P57
RD	Output	External memory read operation strobe signal output.	Input	P64
WR		External memory write operation strobe signal output.		P65



3.2 Other Pins (2/2)

Pin Name	I/O	Function		Dual-
				Function Pin
WAIT	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address information output at port 4 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output.	Input	P130, P131
AVREF0	Input	A/D converter reference voltage input.		
AVREF1	Input	D/A converter reference voltage input.		_
AVDD		A/D converter analog power supply. Connected to VDD	1	_
AVss	_	Ground potential of A/D converter and D/A converter. Connected to Vss	_	_
RESET	Input	System reset input.	_	_
X1	Input	Main system clock oscillation crystal connection.	_	_
X2	_		_	_
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P07
XT2				_
V DD		Positive power supply.		_
Vss		Ground potential.	_	_
IC	_	Internally connected. Connect directly to Vss.	_	_



3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, refer to **Figure 3-1**.

Table 3-1. Input/Output Circuit Type of Each Pin (1/2)

Pin Name	Input/output Circuit Type	I/O	Recommended Connection when Used
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-A	Input/output	Independently connect to Vss through resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to VDD.
P10/ANI0 to P17/ANI7	11	Input/output	Independently connect to VDD or Vss through resistor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0	10-A		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A		
P31/TO1			
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A		
P36/BUZ			
P37			
P40/AD0 to P47/AD7	5-E		Independently connect to VDD through resistor.
P50/A8 to P57/A15	5-A		Independently connect to VDD or Vss through resistor.
P60 to P63	13-B		Independently connect to VDD through resistor.
P64/RD	5-A		Independently connect to VDD or Vss through resistor.
P65/WR			
P66/WAIT			
P67/ASTB			



Table 3-1. Input/Output Circuit Type of Each Pin (2/2)

Pin Name	Input/output Circuit Type	I/O	Recommended Connection when Used
P70/SI2/RxD	8-A	Input/output	Independently connect to VDD or Vss through resistor.
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		
P120/RTP0 to P127/RTP7	5-A	Input/output	
P130/ANO0 , P131/ANO1	12-A	Input/output	Independently connect to Vss through resistor.
RESET	2	Input	_
XT2	16	_	Leave open.
AV REF0			Connect to Vss.
AVREF1			Connect to VDD.
AVDD			
AVss			Connect to Vss .
IC			Connect to Vss directly.



Type 2 Type 8-A V_{DD} pull-up enable IN O V_{DD} data--○ IN/OUT output Schmitt-Triggered Input with Hysteresis Characteristic disable Type 5-A Type 10-A pull-up pull-up enable enable V_{DD} datadata--○ IN/OUT -○ IN/OUT output open drain N-ch output disable disable input enable Type 5-E Type 11 pull-up pull-up enable enable V_{DD} ~ IN/OUT data **I** N-ch output O IN/OUT disable output Comparato disable 从 N-ch VREF (Threshold Voltage input enable

Figure 3-1. Pin Input/Output Circuits (1/2)



Type 12-A Type 16 feed back pull-up ►P-ch enable cut-off $V_{\,\text{DD}}$ P-ch data--○ IN/OUT output disable input enable XT1 XT2 Analog Output Voltage Type 13-B Mask Option -⊙IN/OUT data output disable N-ch V_{DD} — ► P-ch $\overline{\mathsf{RD}}$ Middle-High Voltage Input Buffer

Figure 3-1. Pin Input/Output Circuits (2/2)



4. MEMORY SPACE

Figure 4-1 shows the μ PD78052/78053/78054/78055/78056/78058 memory map.

FFFFH Special Function Registers (SFR) 256 × 8 bits FF00H **FEFFH** 7A7FH General Registers Use Prohibited 32 × 8 bits **FEE0H** F800H FEDFH F7FFH Internal Expanded RAM 1024×8 bits Note 1 Internal High-Speed RAM Note 3 F400H F3FFH mmmmH Use Prohibited Note 2 mmmmH - 1 F000H Use Prohibited **FAE0H FADFH** nnnnHData Memory Internal Buffer RAM 32 × 8 bits Program Area Space FAC0H 1000H **FABFH OFFFH** Use Prohibited CALLF Entry Area FA80H 0800H FA7FH 07FFH Program Area External Memory Program Memory 0080H 007FH Space **CALLT Table Area** nnnnH 0040H 003FH Internal ROM Note 3 Vector Table Area 0000H 0000H

Figure 4-1. Memory Map

- Notes 1. μ PD78058 only
 - 2. When the external device expansion function is used with the μ PD78058, set the internal ROM capacity to 56 Kbytes or less using the memory size switching register (IMS).
 - **3.** The internal ROM capacity and internal high-speed RAM capacity depend on the products (see the next table).



Relevant Product Name	Internal ROM Last Address nnnnH	Internal RAM First Address mmmmH
μPD78052	3FFFH	FD00H
μPD78053	5FFFH	FB00H
μPD78054	7FFFH	
μPD78055	9FFFH	
μPD78056	BFFFH	
μPD78058	EFFFH	



5. PERIPHERAL HARDWARE FUNCTION FEATURES

5.1 Ports

The following 3 types of I/O ports are available.

 • CMOS input (P00, P07)
 : 2

 • CMOS input/output (P01 to P06, port 1 to port 5, P64 to P67, port 7, port 12, port 13)
 : 63

 • N-channel open-drain input/output (P60 to P63)
 : 4

 Total
 : 69

Table 5-1. Port Functions


Name	Pin Name	Function
Port 0	P00, P07	Dedicated input port pins
	P01 to P06	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software.
Port 1	P10 to P17	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software.
Port 2	P20 to P27	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software.
Port 3	P30 to P37	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software.
Port 4	P40 to P47	Input/output port pins. Input/output specifiable in 8-bit units. When used as input port pins, on-chip pull-up resistor can be used by software. Test flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software. LED direct drive capability.
Port 6	P60 to P63	N-channel open-drain input/output port pins. Input/output specifiable bit-wise. On-chip pull-up resistor can be used by mask option. LED direct drive capability.
	P64 to P67	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software.
Port 7	P70 to P72	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software.
Port 12	P120 to P127	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software.
Port 13	P130, P131	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be used by software.

5.2 Clock Generator

Two types of generators, a main system clock generator and a subsystem clock generator, are available. The minimum instruction execution time can also be changed.

- 0.4 μ s/0.8 μ s/1.6 μ s/3.2 μ s/6.4 μ s/12.8 μ s (main system clock: at 5.0-MHz operation)
- 122 μs (subsystem clock: at 32.768-kHz operation)

Figure 5-1. Clock Generator Block Diagram



5.3 Timer/Event Counter

The μ PD78052/78053/78054/78055/78056/78058 incorporate 5 channels of the timer/event counter.

16-bit timer/event counter
8-bit timer/event counter
2 channels
Watch timer
1 channel
Watchdog timer
1 channel

Table 5-2. Operation of Timer/Event Counter

		16-Bit Timer/Event Counter	8-Bit Timer/Event Counter	Watch Timer	Watchdog Timer
0	peration mode				
	Interval timer	1 channel	2 channels	1 channel	1 channel
	External event counter	1 channel	2 channels	_	_
Fu	unction				
	Timer output	1 output	2 outputs	-	
	PWM output	1 output	_	_	
	Pulse amplitude measurement	2 inputs			
	Square wave output	1 output	2 outputs	_	_
	Ono-shot pulse output	1 output	_	_	_
	Interrupt source	2	2	1	1
	Test input	_	_	1 input	_




Figure 5-2. 16-Bit Timer/Event Counter Block Diagram

Figure 5-3. 8-Bit Timer/Event Counter Block Diagram




Figure 5-4. Watch Timer Block Diagram





Figure 5-5. Watchdog Timer Block Diagram




5.4 Clock Output Control Circuit

The clock with the following frequency can be output as a clock output.

- 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (main system clock: at 5.0-MHz operation)
- 32.768 kHz (subsystem clock: at 32.768-kHz operation)

Figure 5-6. Clock Output Control Circuit Configuration




5.5 Buzzer Output Control Circuit

The clock with the following frequency can be output as a buzzer output.

• 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (main system clock: at 5.0-MHz operation)

Figure 5-7. Buzzer Output Control Circuit Block Diagram




5.6 A/D Converter

An A/D converter of 8-bit resolution \times 8 channels is incorporated.

The following two types of the A/D conversion operation start-up methods are available.

- · Hardware start
- · Software start


Figure 5-8. A/D Converter Block Diagram



5.7 D/A Converter

A D/A converter of 8-bit resolution \times 2 channels is available. Conversion method is R-2R resistor ladder method.

Figure 5-9. D/A Converter Block Diagram



n = 0, 1

m = 4, 5

x = 1, 2

5.8 Serial Interfaces

3 channels of the clocked serial interface are incorporated.

- Serifal interface channel 0
- · Serifal interface channel 1
- · Serifal interface channel 2


Table 5-3. Types and Functions of Serial Interface

Function	Serial Interface Channel 0	Serial Interface Channel 1	Serial Interface Channel 2
3-wire serial I/O made	O (MSB/LSB first switchable)	O (MSB/LSB first switchable)	O (MSB/LSB first switchable)
3-wire serial I/O mode with automatic transmit/receive function	_	O (MSB/LSB first switchable)	_
SBI (serial bus interface) mode	O (MSB first)	_	_
2-wire serial I/O mode	O (MSB first)	_	_
3-wire serial I/O mode with automatic transmit/receive function	_	_	O (Dedicated baud rate generator incorporated)

Internal Bus SI0/SB0/P25 (O) Serial I/O Shift Output Selector Latch Register 0 (SIO0) SO0/SB1/P26 (O) Busy/Acknowledge Output Circuit Selector Bus Release/Command/ Acknowledge Detector Interrupt Request ► INTCSI0 Signal SCK0/P27 ① Serial Clock Counter Generator fxx/2 to fxx/28 Serial Clock TO2 Selector Control Circuit

Figure 5-10. Serial Interface Channel 0 Block Diagram

Figure 5-11. Serial Interface Channel 1 Block Diagram






Figure 5-12. Serial Interface Channel 2 Block Diagram

5.9 Real-Time Output Port Functions

Data set previously in the real-time output buffer register is transferred to the output latch by hardware concurrently with timer interrupt and external interrupt generation in order to output to off-chip. This is real-time output function. And pins to output to off-chip are called real-time output ports.

By using a real-time output port, a signal which has no jitter can be output. This is most applicable to control of stepping motor, etc.




Figure 5-13. Real-Time Output Port Block Diagram



6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

6.1 Interrupt Functions

There are interrupt functions, 22 sources of three different kinds, as shown below.

Non-maskable : 1Maskable : 20Software: 1

The following table shows the interrupt source list.

Table 6-1. Interrupt Source List (1/2)

Interrupt Type	Default Note 1		Interrupt Source	Internal/	Vector Table	Basic Configuration
тиентарт туре	Priority	Name	Trigger	External	Address	Type Note 2
Non-maskable	_	INTWDT	Watchdog timer overflow (watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	(D)
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTP4			000EH	
	6	INTP5			0010H	
	7	INTP6			0012H	
	8	INTCSI0	End of serial interface channel 0 transfer	Internal	0014H	(B)
	9	INTCSI1	End of serial interface channel 1 transfer		0016H	
	10	INTSER	Generation of serial interface channel 2 UART receive error		0018H	
	11	INTSR	End of serial interface channel 2 UART reception		001AH	
		INTCSI2	End of serial interface channel 2 3-wire transfer			
	12	INTST	End of serial interface channel 2 UART transmission		001CH	

- **Notes 1.** The default priority is a priority order when two or more maskable interrupt requests are generated simultaneously. 0 is the highest order and 18, the lowest.
 - 2. Basic configuration types (A) to (E) correspond to A to E in Figure 6-1, respectively.



Table 6-1. Interrupt Source List (2/2)

Interrupt Type	Default Note 1		Interrupt Source	Internal/	Vector Table	Basic Configuration
ппенири туре	Priority	Name	Trigger	External	Address	Type Note 2
Maskable	13	INTTM3	Reference time interval signal from watch timer	Internal	001EH	(B)
	14	14 INTTM00 Generation of match signal of 16-bit timer register and capture/compare register (CR00)			0020H	
	15	INTTM01	Generation of match signal of 16-bit timer register and capture/compare register (CR01)		0022H	
	16	INTTM1	Generation of match signal of 8-bit timer/event counter 1		0024H	
	17	INTTM2	Generation of match signal of 8-bit timer/event counter 2		0026H	
	18	INTAD	End of conversion by A/D converter		0028H	
Software	_	BRK	BRK instruction execution	_	003EH	(E)


- Notes 1. The default priority is a priority order when two or more maskable interrupts are generated simultaneously.

 0 is the highest order and 18, the lowest.
 - 2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1, respectively.




Figure 6-1. Interrupt Function Basic Configuration(1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)








Figure 6-1. Interrupt Function Basic Configuration(2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



IF : Interrupt request flag
IE : Interrupt enable flag
ISP : In-service priority flag
MK : Interrupt mask flag
PR : Priority specification flag




6.2 Test Functions

There are two test functions as shown in Table 6-2.

Table 6-2. Test Input Source List

	Test Input Source						
Name	Name Trigger						
INTWT	Watch timer overflow	Internal					
INTPT4	Port 4 falling edge detection	External					

Figure 6-2. Test Function Basic Configuration



IF : Test input flagMK : Test mask flag



7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion functions connect external devices to areas other than the internal ROM, RAM and SFR. Ports 4 to 6 are used for external device connection.

8. STANDBY FUNCTION

There are the following two standby functions to reduce the system power consumption.

• HALT mode : The CPU operating clock is stopped.

 $The \ average \ consumption \ current \ can \ be \ reduced \ by \ intermittent \ operation \ in \ combination \ with \ combination \ combination \ with \ combination \ combin \ combination \ combination \ combination \ combination \ combi$


the normal operating mode.

• STOP mode : The main system clock oscillation is stopped. The whole operation by the main system clock

is stopped, so that the system operates withultra-low power consumption using only the

subsystem clock.

Figure 8-1. Stand-by Function



Note The power consumption can be reduced by stopping the main system clock. When the CPU is operating on the subsystem clock, set the bit 7 (MCC) of the processor clock control register (PCC) to stop the main system clock. The STOP instruction cannot be used.

Caution When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured in software.

9. RESET FUNCTION

There are the following two reset methods.

- External reset input by RESET pin
- · Internal reset by watchdog timer hung-up time detection

10. INSTRUCTION SET

(1) 8-bit instruction

MOV, XCH, ADD ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second Operand First Operand	#byte	А	r ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + Byte] [HL + B] [HL + C]	\$addr16	1	None
r	ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR		ROR ROL RORC ROLC	INC
		ADD ADDC SUB SUBC AND OR XOR CMP											DEC
B, C											DBNZ		
sfr saddr	MOV MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV MOV									DBNZ		INC DEC
PSW	MOV												DITELL
1 5000	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + Byte] [HL + B] [HL + C]		MOV											
Х													MULU
С													DIVUW

Note Except r = A

(2) 16-bit instruction

MOV, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second instruction First instruction	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW Note						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE or HL

(3) Bit manipulation instruction

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second instruction First instruction	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
СУ	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instruction/branch instruction

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second instruction First instruction	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ



(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP



11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Parameter	Symbol	Test Conditions		Rating	Unit
Supply voltage	V _{DD}			-0.3 to +7.0	V
	AV _{DD}			-0.3 to V _{DD} + 0.3	V
	AVREFO			-0.3 to V _{DD} + 0.3	V
	AV _{REF1}			-0.3 to V _{DD} + 0.3	V
	AVss			-0.3 to +0.3	V
Input voltage	Vıı	P00 to P07, P10 to P17,P20 to P2 P40 to P47,P50 to P57, P64 to P6 P120 to P127, P130, P131, X1, X2	7, P70 to P72,	-0.3 to V _{DD} + 0.3	V
	Vı2	P60 to P63 N-ch Open-drain		-0.3 to +16	V
Output voltage	Vo	·		-0.3 to V _{DD} + 0.3	V
Analog input voltage	Van	P10 to P17 Analog input pin		AVss - 0.3 to AVREFO + 0.3	V
Output	Іон	1 pin		-10	mA
current high		P01 to P06, P30 to P37, P56, P57 P120 to P127 total	- 15	mA	
		P10 to P17, P20 to P27, P40 to P P70 to P72, P130, P131 total	–15	mA	
Output	I _{OL} Note 2	1 pin	Peak value	30	mA
current low			r.m.s. value	15	mA
		P50 to P55 total	Peak value	100	mA
			r.m.s. value	70	mA
		P56, P57, P60 to P63 total	Peak value	100	mA
			r.m.s. value	70	mA
		P10 to P17, P20 to P27, P40 to P47,	Peak value	50	mA
		P70 to P72, P130, P131 total	r.m.s. value	20	mA
		P01 to P06, P30 to P37, P64 to P67,	Peak value	50	mA
		P120 to P127 total	r.m.s. value	20	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Note r.m.s value should be calculated as follows: [r.m.s value] = [Peak value] $\times \sqrt{\text{duty}}$

Caution

Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter or even momentarily. That is, the absolute maximuam ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.



Main System Clock Oscillation Circuit Characteristics (TA = -40 to +85°C, VDD = 2.0 to 6.0 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X1 X2 V _{SS}	Oscillator frequency (fx) Note 1	V _{DD} = Oscillator voltage range	1.0		5.0	MHz
		Oscillation stabilization time Note 2	After V _{DD} reaches oscillator voltage range MIN.			4	ms
Crystal resonator	X1 X2 Vss	Oscillator frequency (fx) Note 1		1.0		5.0	MHz
		Oscillation	V _{DD} = 4.5 to 6.0 V			10	ms
		stabilization time Note 2				30	
External clock	X1 X2	X1 input frequency (fx) Note 1		1.0		5.0	MHz
	₽D74HCU04	X1 input high/low level width (tхн, tхь)		85		500	ns

- Notes 1. Indicates only oscillation circuit characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.
- Cautions 1. When using the main system clock oscillator, wirinin the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - · Wiring should be as short as possible.
 - · Wiring should not cross other signal lines.
 - · Wiring should not be placed close to a varying high current.
 - The potential of the oscillator capacitor ground should be the same as Vss.
 - Do not ground wiring to a ground pattern in which a high current flows.
 - Do not fetch a signal from the oscillator.
 - When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured in software.

Subsystem Clock Oscillation Circuit Characteristics (TA = -40 to +85°C, VDD = 2.0 to 6.0 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2 Vss	Oscillator frequency (f _{XT}) Note 1		32	32.768	35	kHz
	C3 =C4	Oscillation	V _{DD} = 4.5 to 6.0 V		1.2	2	s
		stabilization time Note 2				10	
External clock	XT1 XT2	XT1 input frequency (f _{XT}) Note 1		32		100	kHz
	├▷	XT1 input high/low level width (txth, txtl)		5		15	μs

- ★ Notes 1. Indicates only oscillation circuit characteristics. Refer to AC Characteristics for instruction execution time
 - 2. Time required to stabilize oscillation after VDD reaches MIN in the oscillator voltage range.
 - Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - · Wiring should be as short as possible.
 - · Wiring should not cross other signal lines.
 - · Wiring should not be placed close to a varying high current.
 - The potential of the oscillator capacitor ground should be the same as Vss.
 - Do not ground wiring to a ground pattern in which a high current flows.
 - Do not fetch a signal from the oscillator.
 - 2. The subsystem clock oscillation circuit is a circuit with a low amplification level, more prone to misoperation due to noise than the main system clock.



Recommended Oscillation Circuit Constant

(1) μPD78052, 78053, 78054, 78055, 78056

Main system clock: ceramic resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency (MHz)	Recommended Circuit consonant		Oscillator Voltage range		Remarks
		(IVITZ)	C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Murata Mfg.	CSA5.00MG	5.00	30	30	2.0	6.0	
Co., Ltd.	CST5.00MGW	5.00	On chip	On chip	2.0	6.0	Capacitor on chip
Kyocera	KBR-5.0MSA	5.00	33	33	2.0	6.0	Lead type
Corp.	KBR-5.0MKS	5.00	On chip	On chip	2.0	6.0	Capacitor on chip, lead type
	KBR-5.0MWS	5.00	On chip	On chip	2.0	6.0	Capacitor on chip, lead type
	PBRC 5.00A	5.00	33	33	2.0	6.0	Chip type
TDK Corp.	CCR4.0MC3	4.00	On chip	On chip	2.0	6.0	Capacitor on chip
	CCR5.0MC3	5.00	On chip	On chip	2.0	6.0	Capacitor on chip

Main system clock: crystal resonator ($T_A = -10 \text{ to } +70^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency (MHz)		ecommende rcuit Consta	Oscillator Voltage Range		
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)
Daishinku Corp.	SMD-49	3.579545	27	27	1.5	2.0	6.0

Subsystem clock: crystal resonator ($T_A = -10 \text{ to } +70^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency	Recommended Circuit Constant			Oscillator Voltage Range		
		(MHz)	C3 (pF)	C4 (pF)	R2 (kΩ)	MIN. (V)	MAX. (V)	
Daishinku Corp.	DT-38 (1TA252E00)	32.768	27	20	330	2.0	6.0	

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation. However, they do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.



(2) μ**PD78058**

Main system clock: ceramic resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency (MHz)	Recommended Circuit consonant		Oscillator Voltage range		Remarks
		(IVITZ)	C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Kyocera	PBRC4.19A	4.19	33	33	2.0	6.0	
Corp.	PBRC4.19B	4.19	On chip	On chip	2.0	6.0	Capacitor on chip
	KBR-4.19MSA	4.19	33	33	2.0	6.0	
	KBR-4.19MKS	4.19	On chip	On chip	2.0	6.0	Capacitor on chip
	PBRC4.91A	4.91	33	33	2.0	6.0	
	PBRC4.91B	4.91	On chip	On chip	2.0	6.0	Capacitor on chip
	KBR-4.91MSA	4.91	33	33	2.0	6.0	
	KBR-4.91MKS	4.91	On chip	On chip	2.0	6.0	Capacitor on chip

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation. However, they do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

Capacitance (TA = 25°C, VDD = Vss = 0 V)

Parameter	Symbol	Test	Test Conditions		TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz Measured pins retured to 0 V.				15	pF
Input/output capacitance	Cio	f = 1 MHz Measured pins retured to 0 V.	P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131			15	pF
			P60 to P63			20	pF

Remark The characteristics of the dual-function pins are the same as those of the port pins unless otherwise specified.

Note For use as P07, use an inverter to input the reverse phase of P07 to the XT2 pin.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions	5	MIN.	TYP.	MAX	Unit
Input voltage, high	V _{IH1}	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57,	V _{DD} = 2.7 to 6.0 V	0.7 V _{DD}		V _{DD}	V
		P64 to P67, P71, P120 to P127, P130, P131		0.8 V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P06, P20, P22, P24 to P27,	V _{DD} = 2.7 to 6.0 V	0.8 V _{DD}		V _{DD}	٧
		P33, P34, P70, P72, RESET		0.85 V _{DD}		V _{DD}	V
	VIH3	P60 to P63	V _{DD} = 2.7 to 6.0 V	0.7 V _{DD}		15	V
		(N-ch open-drain)		0.8 V _{DD}		15	V
	V 1H4	X1, X2	V _{DD} = 2.7 to 6.0 V	V _{DD} - 0.5		V _{DD}	V
				V _{DD} - 0.2		V _{DD}	٧
	V _{IH5}	XT1/P07, XT2	4.5 V≤ V _{DD} ≤ 6.0 V	0.8 V _{DD}		V _{DD}	٧
			2.7 V≤ V _{DD} < 4.5 V	0.9 V _{DD}		V _{DD}	٧
			2.0 V≤ V _{DD} < 2.7 V ^{Note}	0.9 V _{DD}		V _{DD}	٧
Input voltage, low	V _{IL1}	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57,	V _{DD} = 2.7 to 6.0 V	0		0.3 V _{DD}	V
		P64 to P67, P71, P120 to P127, P130, P131		0		0.2 V _{DD}	V
	V _{IL2}	P00 to P06, P20, P22, P24 to P27,	V _{DD} = 2.7 to 6.0 V	0		0.2 V _{DD}	٧
		P33, P34, P70, P72, RESET		0		0.15 V _{DD}	٧
	VIL3	P60 to P63	4.5 V≤ V _{DD} ≤ 6.0 V	0		0.3 V _{DD}	٧
			2.7 V≤ V _{DD} < 4.5 V	0		0.2 V _{DD}	٧
				0		0.1 V _{DD}	٧
	V _{IL4}	X1, X2	V _{DD} = 2.7 to 6.0 V	0		0.4	٧
				0		0.2	٧
	V _{IL5}	XT1/P07, XT2	4.5 V≤ V _{DD} ≤ 6.0 V	0		0.2 V _{DD}	٧
			2.7 V≤ V _{DD} < 4.5 V	0		0.1 V _{DD}	V
			2.0 V≤ V _{DD} < 2.7 V ^{Note}	0		0.1 V _{DD}	٧
Output voltage,	Vон	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, \text{ IoH} = -1 \text{mA}$		V _{DD} - 1.0			V
high		Іон = -100 μΑ		V _{DD} - 0.5			V
Output voltage,	V _{OL1}	P50 to P57, P60 to P63	V _{DD} = 4.5 to 6.0 V, lo _L = 15 mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131				0.4	V
	Vol2	SB0, SB1, $\overline{SCK0}$ open-drain, pulled-up (R = 1 K Ω)	V _{DD} = 4.5 to 6.0 V,			0.2 V _{DD}	V
	Vol3	loL = 400 μA				0.5	٧

 $\textbf{Note} \quad \text{For using the P07/X1 pins as P07, input the reverse phase of P07 to the XT2 pin.}$

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)

Parameter	Symbol	٦	est Conditions	MIN.	TYP.	MAX	Unit
Input leakage current, high	ILIH1	F F	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, RESET			3	μΑ
	I _{LIH2}	>	(1, X2, XT1/P07, XT2			20	μΑ
	Ішнз	V _{IN} = 15 V F	P60 to P63			80	μΑ
Input leakage current, low	ILIL1	F F	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, RESET			-3	μΑ
	ILIL2	>	(1, X2, XT1/P07, XT2			-20	μΑ
	ILIL3	F	P60 to P63			_3 Note 1	μΑ
Output leakage current, high	Ісон	Vout = VDD				3	μΑ
Output leakage current, low	ILOL	Vout = 0 V				-3	μΑ
Mask option pull- up resistor	R ₁	V _{IN} = 0 V, P60 to P63		20	40	90	kΩ
Software pull- up resistor Note 2	R ₂	V _{IN} = 0 V, P01 to P06 P10 to P17, P20 to P2 P30 to P37, P40 to P4	27,	15	40	90	kΩ
		P50 to P57, P64 to P6 P70 to P72, P120 to P127, P130, P131	57, 2.7 V≤ VDD < 4.5 V	20		500	kΩ

- Notes 1. For P60 to P63 without on-chip pull-up resistor (specifiable by mask option), a low-level input leakage current of $-200 \,\mu\text{A}$ (MAX.) flows only during the 1.5 clocks (no wait) after an instruction has been executed to read out port 6 (P6) or port mode register 6 (PM6). Outside the period of 1.5 clocks following executing a read-out instruction, the current is $-3 \,\mu\text{A}$ (MAX.).
 - 2. A software pull-up resistor can be used only in the range of $V_{DD} = 2.7$ to 6.0 V.

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.



DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$)

Parameter	Symbol	Test Condit	tions	MIN.	TYP.	MAX	Unit
Power supply	IDD1	5.0 MHz Crystal oscillation	V _{DD} = 5.0 V ±10 % Note 1		4	12	mA
current Note 5		operating mode	V _{DD} = 3.0 V ±10 % Note 2		0.6	1.8	mA
		(fxx = 2.5 MHz) Note 3	V _{DD} = 2.2 V ±10 % Note 2		0.35	1.05	mA
		5.0 MHz Crystal oscillation operating mode	$V_{DD} = 5.0 \text{ V} \pm 10 \% \text{ Note 1}$		6.5	19.5	mA
		(fxx = 5.0 MHz) Note 4	V _{DD} = 3.0 V ±10 % Note 2		0.8	2.4	mA
	I _{DD2}	5.0 MHz Crystal oscillation	V _{DD} = 5.0 V ±10 %		1.4	4.2	mA
		HALT mode	V _{DD} = 3.0 V ±10 %		0.5	1.5	mA
		(fxx = 2.5 MHz) Note 3	VDD = 2.2 V ±10 %		280	840	μΑ
		5.0 MHz Crystal oscillation HALT mode	V _{DD} = 5.0 V ±10 %		1.6	4.8	mA
		(fxx = 5.0 MHz) Note 4	VDD = 3.0 V ±10 %		0.65	1.95	mA
	IDD3	32.768 kHz Crystal oscillation	V _{DD} = 5.0 V ±10 %		60	120	μΑ
		operating mode Note 6	V _{DD} = 3.0 V ±10 %		32	64	μΑ
			V _{DD} = 2.2 V ±10 %		24	48	μΑ
	I _{DD4}	32.768 kHz Crystal oscillation	VDD = 5.0 V ±10 %		25	55	μ A
		HALT mode Note 6	V _{DD} = 3.0 V ±10 %		5	15	μΑ
			V _{DD} = 2.2 V ±10 %		2.5	12.5	μΑ
	I _{DD5}	XT1 = VDD	V _{DD} = 5.0 V ±10 %		1	30	μΑ
		STOP mode	V _{DD} = 3.0 V ±10 %		0.5	10	μΑ
		When feedback resistor is used	V _{DD} = 2.2 V ±10 %		0.3	10	μΑ
	I _{DD6}	XT1 = VDD	V _{DD} = 5.0 V ±10 %		0.1	30	μΑ
		STOP mode	V _{DD} = 3.0 V ±10 %		0.05	10	μΑ
		When feedback resistor is unused	V _{DD} = 2.2 V ±10 %		0.05	10	μΑ

Notes 1. Operating in high-speed mode (when set the processor clock control register (PCC) to 00H).

- 2. Operating in low-speed mode (when set the PCC to 04H).
- 3. Operation with the main system clock fxx = fx/2 (when oscillation mode selection register (OSMS) is set to 00H)
- **4.** Operation with the main system clock fxx = fx (when OSMS is set to 01H)
- This current flows in the VDD and AVDD pins.
 However, a current flowing in the A/D converter, D/A converter, and on-chip pull-up resistor are not included.
- 6. When the main system clock operation is halted



AC Characteristics


(1) Basic operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$)

	Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
	Cycle time	Tcy	Operating on main system clock	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	0.8		64	μs
	(Min. instruction		(fxx = 2.5 MHz) ^{Note 1}		2.2		64	μs
	execution time)		Operating on main system clock	4.5 V≤ V _{DD} ≤ 6.0 V	0.4		32	μs
			$(fxx = 5.0 \text{ MHz})^{\text{Note 2}}$	2.7 V≤ V _{DD} < 4.5 V	0.8		32	μs
*			Operating on sub system clock		40 ^{Note 3}	122	125	μs
	TI00, TI01, TI1, TI2	f⊤ı	V _{DD} = 4.5 to 6.0 V		0		4	MHz
	input frequency				0		275	kHz
	Tl00 input high/ low level width	t тін, t ті∟			8/f _{sam} Note 4			μs
	TI01, TI1, TI2 input high/	t тін, t ті∟	V _{DD} = 4.5 to 6.0 V		100			ns
	low-level width				1.8			μs
	Interrupt request	tinth, tintl	INTP0		8/f _{sam} Note 4			μs
	input high/low		INTP1 to INTP6, KR0 to KR7	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	10			μs
	-level width				20			μs
	RESET low	trsı	V _{DD} = 2.7 to 6.0 V		10	·		μs
	level width				20			μs


Notes 1. Main system clock fxx = fx/2 operation (when an oscillation mode selection register (OSMS) is set to 00H)

- 2. Main system clock fxx = fx operation (when OSMS is set to 01H)
- 3. On an external clock. When a crystal oscillation is used, the minimum value is 114 μ s.
- 4. In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of f_{sam} is possible between fxx/2^N, fxx/32, fxx/64 and fxx/128 (when N= 0 to 4).

Tcy vs V_{DD} (At fxx = fx/2 main system clock operation)



Tcy vs VDD (At fxx = fx main system clock operation)





(2) Read/write operation

(a) When MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.85tcy – 50		ns
Address setup time	tads		0.85tcy - 50		ns
Address hold time	tadh		50		ns
Data input time from address	tadd1			(2.85 + 2n)tcy - 80	ns
	tADD2			(4 + 2n)tcy - 100	ns
Data input time from RD↓	tnDD1			(2 + 2n)toy - 100	ns
	tnDD2			(2.85 + 2n)toy - 100	ns
Read data hold time	tпон		0		ns
RD low-level width	t _{RDL1}		(2 + 2n)tcy - 60		ns
	t _{RDL2}		(2.85 + 2n)tcy - 60		ns
WAIT↓ input time from RD↓	tnowT1			0.85tcy - 50	ns
	tnDWT2			2tcy - 60	ns
WAIT↓ input time from WR↓	twrwt			2tcy - 60	ns
WAIT low-level width	tw⊤∟		(1.15 + 2n)tcv	(2 + 2n)tcr	ns
Write data setup time	twos		(2.85 + 2n)tcy - 100		ns
Write data hold time	twdн		20		ns
WR low-level width	twrL		(2.85 + 2n)tcy - 60		ns
— RD↓ delay time from ASTB↓	tastrd		25		ns
 WR↓ delay time from ASTB↓	tastwr		0.85tcy + 20		ns
ASTB↑ delay time from RD↑ in external fetch	TRDAST		0.85tcy - 10	1.15tcy + 20	ns
Address hold time from RD↑ in external fetch	trdadh		0.85tcy - 50	1.15tey + 50	ns
Write data output time from RD↑	trowo		40		ns
Write data output time from WR↓	twrwd		0	50	ns
Address hold time from WR↑	twradh		0.85tcy	1.15tcy + 40	ns
RD↑ delay time from WAIT↑	twrnd		1.15tcy + 40	3.15tcy + 40	ns
WR↑ delay time from WAIT↑	twrwn		1.15tcy + 30	3.15tcy + 30	ns

Remarks 1. MCS: Oscillation mode selection register (OSMS) bit 0

2. PCC2 to PCC0: Processor clock control register (PCC) bits 2 to 0

3. tcy = Tcy/4

4. n indicates number of waits.



(b) When except MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40$ to +85°C, $V_{DD} = 2.0$ to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	tcy - 80		ns
			tcy - 150		ns
Address setup time	tads	V _{DD} = 2.7 to 6.0 V	tcy - 80		ns
			tcy - 150		ns
Address hold time	tadh	V _{DD} = 2.7 to 6.0 V	0.4tcy - 10		ns
			0.37tcy - 40		ns
Data input time from address	tadd1	V _{DD} = 2.7 to 6.0 V		(3 + 2n)tcy - 160	ns
				(3 + 2n)tcy - 320	ns
	tADD2	V _{DD} = 2.7 to 6.0 V		(4 + 2n)tcy - 200	ns
				(4 + 2n)tcy - 300	ns
Data input time from RD↓	tRDD1	V _{DD} = 2.7 to 6.0 V		(1.4 + 2n)tcy - 70	ns
				(1.37 + 2n)tcy - 120	ns
	tRDD2	V _{DD} = 2.7 to 6.0 V		(2.4 + 2n)tcy - 70	ns
				(2.37 + 2n)tcy - 120	ns
Read data hold time	tпон		0		ns
RD low-level width	tRDL1	V _{DD} = 2.7 to 6.0 V	(1.4 + 2n)tcy - 20		ns
			(1.37 + 2n)tcy - 20		ns
	tRDL2	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	(2.4 + 2n)tcy - 20		ns
			(2.37 + 2n)tcy - 20		ns
$\overline{WAIT} \downarrow input time from \ \overline{RD} \downarrow$	tnow11	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$		tcy - 100	ns
				tcy - 200	ns
	tnDWT2	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$		2tcy - 100	ns
				2tcy - 200	ns
WAIT↓ input time from WR↓	twrwt	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$		2tcy - 100	ns
				2tcy - 200	ns
WAIT low-level width	tw⊤∟		(1 + 2n)tcr	(2 + 2n)tcy	ns
Write data setup time	twos	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	(2.4 + 2n)tcy - 60		ns
			(2.37 + 2n)tcy - 100		ns
Write data hold time	twdн		20		ns
WR low-level width	twrL	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	(2.4 + 2n)tcy - 20		ns
			(2.37 + 2n)tcy - 20		ns
RD↓ delay time from ASTB↓	tastrd	V _{DD} = 2.7 to 6.0 V	0.4tcy - 30		ns
			0.37tcy - 50		ns
WR↓ delay time from ASTB↓	tastwr	V _{DD} = 2.7 to 6.0 V	1.4tcy - 30		ns
			1.37tcy - 50		ns

Remarks 1. MCS: Oscillation mode selection register (OSMS) bit 0

2. PCC2 to PCC0: Processor clock control register (PCC) bits 2 to 0

3. tcy = Tcy/4

4. n indicates number of waits.



(b) When except MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40$ to +85°C, $V_{DD} = 2.0$ to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB↑ delay time from RD↑ in external fetch	trdast		tey - 10	tcy + 20	ns
Address hold time from RD↑ in external fetch	trdadh		tcy – 50	tcy + 50	ns
Write data output time from RD↑	trowo	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	0.4tcy - 20		ns
			0.37tcy - 40		ns
Write data output time from WR↓	twrwd	V _{DD} = 2.7 to 6.0 V	0	60	ns
			0	120	ns
Address hold time from WR↑	twradh	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	tcy	tcy + 60	ns
			tcv	tcy + 120	ns
RD↑ delay time from WAIT↑	twrnd	V _{DD} = 2.7 to 6.0 V	0.6tcy + 180	2.6tcy + 180	ns
			0.63tcy + 350	2.63tcy + 350	ns
WR↑ delay time from WAIT↑	twrwn	V _{DD} = 2.7 to 6.0 V	0.6tcy + 120	2.6tcy + 120	ns
			0.63tcy + 240	2.63tcy + 240	ns

Remarks 1. MCS: Oscillation mode selection register (OSMS) bit 0

- 2. PCC2 to PCC0: Processor clock control register (PCC) bits 2 to 0
- **3.** tcy = Tcy/4
- 4. n indicates number of waits.



(3) Serial interface ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$)

(a) Serial interface channel 0

(i) 3-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy1	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK0 high/low-level	tkH1, tkL1	V _{DD} = 4.5 to 6.0 V	tксү1/2 — 50			ns
width			tксү1/2 – 100			ns
SI0 setup time (to	tsıкı	4.5 V ≤ V _{DD} ≤ 6.0 V	100			ns
SCK0↑)		$2.7~V \leq V_{DD} < 4.5~V$	150			ns
			300			ns
SI0 hold time (from SCK0↑)	tksii		400			ns
SO0 output delay time from SCK0↓	tkso1	C = 100 pF Note			300	ns

Note C is the load capacitance of SO0 output line.

(ii) 3-wire serial I/O mode (SCK0... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy2	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK0 high/low-level	tkH2, tkL2	4.5 V ≤ V _{DD} ≤ 6.0 V	400			ns
width		2.7 V ≤ V _{DD} < 4.5 V	800			ns
			1600			ns
SI0 setup time (to SCK0↑)	tsık2		100			ns
SI0 hold time (from SCK0↑)	tksı2		400			ns
SO0 output delay time from SCK0↓	tkso2	C = 100 pF Note			300	ns
SCK0 rise, fall time	tR2, tF2	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of SO0 output line.



(iii) SBI mode (SCK0... Internal clock output)

Parameter	Symbol	Test C	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	$V_{DD} = 4.5 \text{ to } 6.0$	V	800			ns
				3200			ns
SCK0 high/low-level width	t кнз, t кιз	$V_{DD} = 4.5 \text{ to } 6.0$	V	tксүз/2 — 50			ns
				tксүз/2 — 150			ns
SB0, SB1 setup time	tsık3	V _{DD} = 4.5 to 6.0	V	100			ns
(to SCK0↑)				300			ns
SB0, <u>SB1</u> hold time (from SCK0↑)	tksis			tксүз/2			ns
SB0, SB1 output delay	tкsоз	$R = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V	0		250	ns
time from SCK0↓		C = 100 pF Note		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв		•	tксүз			ns
SCK0↓ from SB0, SB1↓	tsBK			tксүз			ns
SB0, SB1 high-level width	tsвн			tксүз			ns
SB0, SB1 low-level width	tsBL			tксүз			ns

Note R and C are the load resistors and load capacitance of the SCKO, SBO and SB1 output line.

(iv) SBI mode (SCK0... External clock input)

Parameter	Symbol	Test C	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy4	V _{DD} = 4.5 to 6.0	V	800			ns
				3200			ns
SCK0 high/low-level width	tkH4, tkL4	V _{DD} = 4.5 to 6.0	V	400			ns
				1600			ns
SB0, SB1 setup time	tsik4	V _{DD} = 4.5 to 6.0) V	100			ns
(to SCK0↑)				300			ns
SB0, <u>SB1</u> hold time (from <u>SCK0</u> ↑)	tksi4			tксү4/2			ns
SB0, SB1 output delay	tkso4	$R = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V	0		300	ns
time from SCK0↓		C = 100 pF Note		0		1000	ns
SB0, SB1↓ from SCK0↑	tksB			tkcy4			ns
SCK0↓ from SB0, SB1↓	tsвк			tkcy4			ns
SB0, SB1 high-level width	tsвн			tkcy4			ns
SB0, SB1 low-level width	tsbl			tkcy4			ns
SCK0 rise, fall time	tr4, tr4	When using external device expansion fanction				160	ns
		When not using expansion func	g external device tion			1000	ns

Note R and C are the load resistors and load capacitance of the SB0 and SB1 output line.



(v) 2-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Test C	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcys	$R = 1 k\Omega$,	V _{DD} = 2.7 to 6.0 V	1600			ns
		C = 100 pF Note		3200			ns
SCK0 high-level width	tкнь		V _{DD} = 2.7 to 6.0 V	tксү5/2 — 160			ns
				tксү5/2 — 190			ns
SCK0 low-level width	tKL5		V _{DD} = 4.5 to 6.0 V	tксуъ/2 — 50			ns
				tксү5/2 — 100			ns
SB0, SB1 setup time	tsik5		$4.5 \text{ V} \leq \text{V}_{DD} \leq 6.0 \text{ V}$	300			ns
(to SCK0↑)			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$	350			ns
				400			ns
SB0, SB1 hold time (from SCK0↑)	tksis			600			ns
SB0, SB1 <u>output</u> delay time from SCK0↓	tкsоs			0		300	ns

Note R and C are the load resistors and load capacitance of the SCK0, SB0 and SB1 output line.

(vi) 2-wire serial I/O mode (SCK0... Internal clock input)

Parameter	Symbol	Test C	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy6	VDD = 2.7 to 6.0 \	/	1600			ns
				3200			ns
SCK0 high-level width	tкнв	V _{DD} = 2.7 to 6.0 \	/	650			ns
				1300			ns
SCK0 low-level width	t _{KL6}	V _{DD} = 2.7 to 6.0 V		800			ns
				1600			ns
SB0, SB1 setup time (to SCK0↑)	tsik6		100			ns	
SB0, <u>SB1</u> hold time (from SCK0↑)	tksi6			tксу6/2			ns
SB0, SB1 output delay	tkso6	$R = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V	0		300	ns
time from SCK0↓		C = 100 pF Note		0		500	ns
SCK0 rise, fall time	tre, tre	When using external device expansion function				160	ns
		When not using e expansion function				1000	ns

Note R and C are the load resistors and load capacitance of the SCKO, SBO and SB1 output line.



(b) Serial interface channel 1

(i) 3-wire serial I/O mode (SCK1...Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy7	$4.5~V \leq V_{DD} \leq 6.0~V$	800			ns
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$	1600			ns
			3200			ns
SCK1 high/low-level width	t кн7,	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	tксүт/2 — 50			ns
	t _{KL7}		tkcy7/2 - 100			ns
SI1 setup time (to SCK1↑)	tsik7	$4.5~V \leq V_{\text{DD}} \leq 6.0~V$	100			ns
		$2.7~V \leq V_{DD} < 4.5~V$	150			ns
			300			ns
SI1 hold time (from SCK1↑)	t _{KSI7}		400			ns
SO1 output delay time from SCK1↓	tkso7	C = 100 pF Note			300	ns

Note C is the load capacitance of the SO1 output line.

(ii) 3-wire serial I/O mode (SCK1...External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксүв	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK1 high/low-level width	t кнв,	4.5 V ≤ V _{DD} ≤ 6.0 V	400			ns
	t _{KL8}	2.7 V ≤ V _{DD} < 4.5 V	800			ns
			1600			ns
SI1 setup time (to SCK1↑)	tsik8		100			ns
SI1 hold time (from SCK1↑)	tkis8		400			ns
SO1 output delay time from SCK1↓	tkso8	C = 100 pF Note			300	ns
SCK1 rise, fall time	tas, tas	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO output line.



(iii) 3-wire serial I/O mode with automatic transmit/receive function (SCK1...Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcys	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK1 high/low-level width	t кнэ,	V _{DD} = 4.5 to 6.0 V	tксүу/2 — 50			ns
	t _{KL9}		tксуэ/2 — 100			ns
SI1 setup time (to SCK1↑)	tsik9	$4.5 \text{ V} \leq \text{V}_{DD} \leq 6.0 \text{ V}$	100			ns
		2.7 V ≤ V _{DD} < 4.5 V	150			ns
			300			ns
SI1 hold time (from SCK1↑)	t _{KSI9}		400			ns
SO1 output delay time from SCK1↓	tkso9	C = 100 pF Note			300	ns
STB↑ from SCK1↑	tsBD		tксуэ/2 — 100		tксу9/2 + 100	ns
Strobe signal high-level width	tssw	V _{DD} = 2.7 to 6.0V	tксүэ — 30		tксүэ + 30	ns
			tксүэ — 60		tксүэ + 60	ns
Busy signal setup time (to busy signal detection timing)	tBYS		100			ns
Busy signal hold time	tвүн	4.5 V ≤ V _{DD} ≤ 6.0 V	100			ns
(from busy signal detection timing)		2.7 V ≤ V _{DD} < 4.5 V	150			ns
			200			ns
SCK1↓ from busy inactive	tsps				21ксүэ	ns

Note C is the load capacitance of the SO1 output line.

(iv) 3-wire serial I/O mode with automatic transmit/receive function (SCK1...External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy10	$4.5~V \leq V_{DD} \leq 6.0~V$	800			ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	1600			ns
			3200			ns
SCK1 high/low-level width	t кн10,	$4.5~V \leq V_{DD} \leq 6.0~V$	400			ns
	tKL10	$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	800			ns
			1600			ns
SI1 setup time (to SCK1↑)	tsik10		100			ns
SI1 hold time (from SCK1↑)	tkisio		400			ns
SO1 output delay time from SCK1 ↓	tkso10	C = 100 pF Note			300	ns
SCK1 rise, fall time	tR10, tF10	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO1 output line.



★ (c) Serial interface channel 2

(i) 3-wire serial I/O mode (SCK2...Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	tkcY11	$4.5~V \leq V_{DD} \leq 6.0~V$	800			ns
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$	1600			ns
			3200			ns
SCK2 high/low-level width	t кн11,	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	tkcy7/2 - 50			ns
	t _{KL11}		tксү7/2 — 100			ns
SI2 setup time (to SCK2↑)	tsik11	$4.5~V \leq V_{DD} \leq 6.0~V$	100			ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	150			ns
			300			ns
SI2 hold time (from SCK2↑)	tksi11		400			ns
SO2 output delay time from SCK2↓	tkso11	C = 100 pF Note			300	ns

Note C is the load capacitance of the SO2 output line.

(ii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5~V \leq V_{DD} \leq 6.0~V$			78125	bps
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$			39063	bps
					19531	bps

(iii) UART mode (External clock input)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	tkcY12	$4.5 \text{ V} \leq V_{DD} \leq 6.0 \text{ V}$	800			ns
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$	1600			ns
			3200			ns
ASCK high-/low-level width	t KH12,	$4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 6.0~\textrm{V}$	400			ns
	t KL12	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	800			ns
			1600			ns
Transfer rate		$4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 6.0~\textrm{V}$			39063	bps
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$			19531	bps
					9766	bps
ASCK rise, fall time	tR12,	$V_{DD} = 4.5$ to 6.0 V, when not using external device expansion function.			1000	ns
					160	ns




AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing






Read/Write Operation

External fetch (no wait):




External fetch (wait insertion):






External data access (no wait):




External data access (wait insertion):






Serial Transfer Timing


3-wire serial I/O mode:



SBI mode (bus release signal transfer) :




SBI mode (command signal transfer) :




60


2-wire serial I/O mode:



3-wire serial I/O mode with automatic transmit/receive function :




3-wire serial I/O mode with automatic transmit/receive function (busy processing) :



Note The signal is not actually driven low here; it is shown as such to indicate the timing.



UART mode (external clock input):



A/D Converter Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, AVDD = VDD = 2.0 to 6.0 V, AVss = Vss = 0 V)

	Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
	Resolution			8	8	8	bit
*	Overall error ^{Note}		$2.7 \text{ V} \leq \text{AV}_{\text{REF0}} \leq \text{AV}_{\text{DD}}$			±0.6	%
*			$2.0 \text{ V} \leq \text{AV}_{\text{REFO}} < 2.7 \text{ V}$			±1.4	%
	Conversion time	tconv		19.1		200	μs
	Sampling time	tsamp		12/fxx			μs
	Analog input voltage	VIAN		AVss		AVREFO	٧
	Reference voltage	AVREFO		2.0		AVDD	٧
	Resistance between AVREFO and AVss	Rairefo		4	14		kΩ

Note Overroll error excluding quantization error ($\pm 1/2$ LSB). It is indicated as a ratio to the full-scale value.

Remark fxx: Main system clock frequency (fx or fx/2)

fx: Main system clock oscillation frequency

D/A Converter Characteristics (TA = -40 to +85°C, VDD = 2.0 to 6.0 V, AVss = Vss = 0 V)

Parameter	Symbol	-	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error		$R = 2M\Omega$	Note 1			1.2	%
		$R = 4M\Omega$	Note 1			0.8	%
		R = 10MΩ	Note 1			0.6	%
Settling time		Note 1	4.5 V ≤ AV _{REF1} ≤ 6.0 V			10	μs
		C=30pF	2.7 V ≤ AV _{REF1} < 4.5 V			15	μs
			2.0 V ≤ AVREF1 < 2.7 V			20	μs
Output resistance	Ro	DACSO, E	DACS1 = 55H Note 2		10		kΩ
Analog reference voltage	AV _{REF1}			2.0		V DD	V
AVREF1 current	IREF1	Note 2				1.5	mA

Notes 1. R and C denote D/A converter output pin load resistance and load capacitance, respectively.

2. Value for 1 D/A converter channel

Remark DACS0 and DACS1: D/A conversion value setting register 0 and 1

62



Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	VDDDR		1.8		6.0	V
Data retention power supply current	IDDDR	VDDDR = 1.8 V Subsystem clock stop and feed-back resistor disconnected		0.1	10	μΑ
Release signal set time	tsrel		0			μs
Oscillation stabiliation	twait	Release by RESET		217/fx		ms
wait time		Release by interrupt request		Note		ms

Note In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of 2¹²/fxx and 2¹⁴/fxx to 2¹⁷/fxx is possible.


 $\textbf{Remark} \quad \text{fxx} \, : \, \text{Main system clock frequency (fx or fx/2)}$

fx : Main system clock oscillatior frequency

Data Retention Timing (STOP Mode Release by RESET)




Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)




63


Interrupt Request Input Timing




RESET Input Timing



12. CHARACTERISTIC CURVES (REFERENCE VALUE)









NEC

13. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (14×14)



detail of lead end



NOTE


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	17.20±0.20	0.677±0.008
В	14.00±0.20	$0.551^{+0.009}_{-0.008}$
С	14.00±0.20	$0.551^{+0.009}_{-0.008}$
D	17.20±0.20	0.677±0.008
F	0.825	0.032
G	0.825	0.032
Н	0.32±0.06	$0.013^{+0.002}_{-0.003}$
1	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.60±0.20	0.063±0.008
L	0.80±0.20	$0.031^{+0.009}_{-0.008}$
М	0.17 ^{+0.03} -0.07	$0.007^{+0.001}_{-0.003}$
N	0.10	0.004
Р	1.40±0.10	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7°
S	1.70 MAX.	0.067 MAX.

P80GC-65-8BT

Remark Dimensions and materials of ES product are the same as those of mass-production products.

80 PIN PLASTIC TQFP (FINE PITCH) (12 \times 12)



detail of lead end

NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	14.0±0.2	$0.551^{+0.009}_{-0.008}$
В	12.0±0.2	$0.472^{+0.009}_{-0.008}$
С	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.0±0.2	$0.551^{+0.009}_{-0.008}$
F	1.25	0.049
G	1.25	0.049
Н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
1	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$
М	0.145 ^{+0.055} -0.045	0.006±0.002
N	0.10	0.004
Р	1.05	0.041
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.27 MAX.	0.050 MAX.
		P80GK-50-BE9-4

Remark Dimensions and materials of ES product are the same as those of mass-production products.

14. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact our sales personnel.

Table 14-1. Surface Mounting Type Soldering Conditions (1/2)

★ (1) μ PD78052GC- $\times\times\times$ -8BT : 80-pin plastic QFP (14 \times 14 mm) μ PD78053GC- $\times\times\times$ -8BT : 80-pin plastic QFP (14 \times 14 mm) μ PD78054GC- $\times\times\times$ -8BT : 80-pin plastic QFP (14 \times 14 mm) μ PD78055GC- $\times\times\times$ -8BT : 80-pin plastic QFP (14 \times 14 mm) μ PD78056GC- $\times\times\times$ -8BT : 80-pin plastic QFP (14 \times 14 mm) μ PD78058GC- $\times\times\times$ -8BT : 80-pin plastic QFP (14 \times 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Twice max.	IR35-100-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: Twice max.	VP15-100-2
Wave soldering	Solder bath temperature: 260°C or less, Duration: 10 sec. max. Number of times: Once Preparatory heating temperature: 120°C max. (package surface temperature) Time limit: 7 days Note (thereafter 10 hours 125°C prebaking required)	WS60-100-1
Partial Heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per device side)	_

Caution Use of more than one soldering method should be avoided (except in the case of partial heating).

Table 14-1. Surface Mounting Type Soldering Conditions (2/2)

(2) μ PD78052GK- $\times\times\times$ -BE9 : 80-pin plastic TQFP (12 \times 12 mm) μ PD78053GK- $\times\times\times$ -BE9 : 80-pin plastic TQFP (12 \times 12 mm) μ PD78054GK- $\times\times\times$ -BE9 : 80-pin plastic TQFP (12 \times 12 mm) μ PD78055GK- $\times\times\times$ -BE9 : 80-pin plastic TQFP (12 \times 12 mm) μ PD78056GK- $\times\times\times$ -BE9 : 80-pin plastic TQFP (12 \times 12 mm) μ PD78058GK- $\times\times\times$ -BE9 : 80-pin plastic TQFP (12 \times 12 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Thrice max., Time limit: 7 days Note (thereafter 10 hours 125°C prebaking required) <pre> <precautions> Baking cannot be applied to other than heat-resistant trays (magazine, taping, non-heat-resistant trays) when the product is wrapped.</precautions></pre>	IR35-107-3
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: Thrice max., Time limit: 7 days Note (thereafter 10 hours 125°C prebaking required) <pre> <pre> <pre></pre></pre></pre>	VP15-107-3
Partial Heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per device side)	_

Note For the storage period after dry-pack decompression storage conditions are max. 25°C, 65% RH.

Caution Use of more than one soldering method should be avoided (except in the case of partial heating).



APPENDIX A. DEVELOPMENT TOOLS

The following tools are available for development of systems using the μ PD78054 subseries:

Language Processing Software

RA78K/0 ^{Note 1, 2, 3, 4} Assembler package common to 78K/0 series	
CC78K/0 ^{Note 1, 2, 3, 4}	C compiler package common to 78K/0 series
DF78054Note 1, 2, 3, 4 Device file for µPD78054 subseries	
CC78K/0-L ^{Note 1, 2, 3, 4}	C compiler library source file common to 78K/0 series

PROM Writing Tools

PG-1500	PROM programmer
PA-78P054GC	Programmer adapter connectd to PG-1500
PA-78P054GK	
PA-78P054KK-T	
PG-1500 Controller ^{Note 1, 2}	Control program for PG-1500

Debugging Tools

IE-78000-R	In-circuit emulator common to 78K/0 series	
IE-78000-R-A	In-circuit emulator common to 78K/0 series (for integrated debugger)	
IE-78000-R-BK	Break board common to 78K/0 series	
IE-780308-R-EM	Emulation board for evaluating μ PD780308 subseries	
IE-78000-R-SV3	Interface adapter and cable when using EWS for the host machine (for IE-78000-R-A)	
IE-78000-98-IF-B	Interface adapter when using the PC-9800 series (except for notebook computers) for the host machine (for IE-78000-R-A)	
IE-78000-98N-IF	Interface adapter and cable when using the PC-9800 series notebook computers for the host machine (for IE-78000-R-A)	
IE-78000-98-IF-B	Interface adapter when using IBM/PC AT™ and its compatibles for the host machine (for IE-78000-R-A)	
EP-78230GC-R	Emulation probe common to μ PD78234 subseries	
EP-78054GK-R	Emulation probe for μ PD78054 subseries	
EV-9200GC-80	Socket mounted to target system created for 80-pin plastic QFP (GC-8BT type)	
TGK-080SBW	Adapter mounted to target system created for 80-pin plastic TQFP (GK-BE9 Type). This is a product from TOKYO ELETECH CORPORATION (TEL (03) 5295-1661) When purchasing this product, please consult with NEC sales offices.	
SM78K0 ^{Note 5, 6, 7}	System simulator common to 78K/0 series	
ID78K0 ^{Note 4, 5, 6, 7}	Integrated debugger for IE-78000-R-A	
SD78K/0 ^{Note 1, 2}	Screen debugger for IE-78000-R	
DF78054 ^{Note 1, 2, 4, 5, 6, 7}	Device file for μPD78054 subseries	

Real-time OS

ſ	RX78K/0 ^{Note 1, 2, 3, 4}	Real-time OS for 78K/0 series
	MX78K0 ^{Note 1, 2, 3, 4}	OS for 78K/0 series

71

Fuzzy Inference Development Support System

FE9000 ^{Note 1} /FE9200 ^{Note 6}	Fuzzy knowledge data creation tool
FT9080 ^{Note 1} /FT9085 ^{Note 2}	Translator
FI78K0Note 1, 2	Fuzzy inference module
FD78K0 ^{Note 1, 2}	Fuzzy inference debugger

- Notes 1. PC-9800 series (MS-DOSTM) based
 - 2. IBM PC/AT and its compatibles (PC DOSTM/IBM DOSTM/MS-DOS) based
 - 3. HP9000 series 300^{TM} (HP-UXTM) based
 - **4.** HP9000 series 700[™] (HP-UX) based, SPARCstation[™] (Sun OS[™]) based, EWS4800 series (EWS-UX/V) based
 - **5.** PC-9800 series (MS-DOS + Windows[™]) based
 - 6. IBM PC/AT and compatible (PC DOS/IBM DOS/MS-DOS + Windows) based
 - 7. NEWSTM (NEWS-OSTM) based
- Remarks 1. Please refer to the 78K/0 Series Selection Guide (U11126E) for information on third party development tools.
 - 2. RA78K/0, CC78K/0, SM78K0, ID78K0, SD78K/0, and RX78K/0 are used in combination with DF78054.



APPENDIX B. RELATED DOCUMENTS

Documents Related to Devices

F	ocument Name	Document No.	
L	ocument Name	English	Japanese
μ PD78054 and 78054Y subseries u	μPD78054 and 78054Y subseries user's manual		U11747J
μPD78052, 78053, 78054, 78055, 7	8056, 78058 data sheet	This document	U12327J
μPD78P054 Data Sheet	μPD78P054 Data Sheet		U12346J
μPD78P058 Data Sheet		U10417E	IC-8884
78K/0 series user's manual - instruction		U12326E	U12326J
78K/0 series instruction set		_	U10904J
78K/0 series instruction list		_	U10903J
μ PD78054 subseries special function register table		_	U10102J
78K/0 series application note	Fundamental (III)	U10182E	U10182J
	Floating-point operation program volume	IEA-1289	IEA-718

Development Tool Documents (User's Manual)

Document Name		Document No.	
		English	Japanese
RA78K series assembler package	Operation	EEU-1399	EEU-809
	Language	EEU-1404	EEU-815
RA78K series structured assembler preprocessor		EEU-1402	U12323J
RA78K0 assembler package	Operation	U11802E	U11802J
	Assembly language	U11801E	U11801J
	Structured assembly language	U11789E	U11789J
CC78K series C compiler	Operation	EEU-1280	EEU-656
	Language	EEU-1284	EEU-655
CC78K0 C compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K/0 C compiler application note	Programming know-how	EEA-1208	EEA-618
CC78K series library source file		_	U12322J
PG-1500 PROM programmer		U11940E	U11940J
PG-1500 controller PC-9800 series (MS-DOS) based		EEU-1291	EEU-704
PG-1500 controller IBM PC series (PC DOS) based		U10540E	EEU-5008
IE-78000-R		U11376E	U11376J
IE-78000-R-A		U10057E	U10057J
IE-78000-R-BK		EEU-1427	EEU-867
IE-780308-R-EM		U11362E	U11362J
EP-78230		EEU-1515	EEU-985
EP-78054GK-R		EEU-1468	EEU-932

Caution The documents listed above are subject to change without notice. Be sure to use the latest documents for designing your system.



Document Name		Document No.	
		English	Japanese
SM78K0 system simulator Windows based	Reference	U10181E	U10181J
SM78K series system simulator	External components user-open interface specification	U10092E	U10092J
ID78K0 integrated debugger EWS based	Reference	_	U11151J
ID78K0 integrated debugger PC based	Reference	U11539E	U11539J
ID78K0 integrated debugger Windows based	Guide	U11649E	U11649J
SD78K/0 screen debugger PC-9800 series (MS-DOS) based	Introduction		EEU-852
	Reference	_	U10952J
SD78K/0 screen debugger IBM PC/AT (PC DOS) based	Introduction	U10539E	EEU-5024
	Reference	U11279E	U11279J

Documents Related to Embedded Software (User's Manual)

Document Name		Document No.	
		English	Japanese
78K/0 series real-time OS	Fundamental	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 series OS MX78K0	Fundamental	U12257E	U12257J
Fuzzy knowledge data creation tool		EEU-1438	EEU-829
78K/0, 78K/II, 87AD series fuzzy inference development suppport system - translator		EEU-1444	EEU-862
78K/0 series fuzzy inference development support system - fuzzy inference module		EEU-1441	EEU-858
78K/0 series fuzzy inference development support system - fuzzy inference debugger		EEU-1458	EEU-921

Other Related Documents

Document Name	Document No.	
Document Name	English	Japanese
IC package manual	C10	943X
Semiconductor device mounting technology manual	C10535E	C10535J
Quality grade on NEC semiconductor devices	C11531E	C11531J
NEC semiconductor device reliability/quality control system	C10983E	C10983J
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J
Semiconductor device quality guarantee guide	MEI-1202	C11893J
Product guide related to microcomputer - other manufacturers	_	U11416J

Caution The documents listed above are subject to change without notice. Be sure to use the latest documents for designing your system.